Operating Systems Lecture 8

# Demand Paging

Prof. Mengwei Xu



#### **Recap: Memory Hierarchy**

• Speed, Size, and Cost: take advantage of each level





- Temporal locality (时间局部性): If at one point a particular memory location is referenced, then it is likely that the same location will be referenced again in the near future.
  - To leverage: keep recently accessed data items closer to processor
- Spatial locality (空间局部性): if a particular storage location is referenced at a particular time, then it is likely that nearby memory locations will be referenced in the near future.
  - Move contiguous blocks to the upper levels



• Translation Lookaside Buffers (TLB, 转换检测缓冲区): a special cache within MMU that accelerates address translation



#### **Recap: TLB Lookup**





#### **Recap: TLB Miss**



- (Mostly) Hardware traversed page tables:
  - On TLB miss, hardware in MMU looks at current page table to fill TLB (may walk multiple levels)
    - □ If PTE valid, hardware fills TLB and processor never knows
    - If PTE marked as invalid, causes Page Fault, after which kernel decides what to do afterwards
- Software traversed Page tables (like MIPS)
  - On TLB miss, processor receives TLB fault
  - Kernel traverses page table to find PTE
    - □ If PTE valid, fills TLB and returns from fault
    - □ If PTE marked as invalid, internally calls Page Fault handler

#### **Recap: Superpage**







#### **Recap: TLB Consistency**

- Consistency (一致性) is a common issue for each cache: the cache must be always the same as the original data whenever the entries are modified.
  - Process context switch
  - Permission reduction
  - TLB shootdown



- Fully associative (全关联、完全关联): each address can be stored anywhere in the cache table
- Direct mapped (直接映射): each address can be stored in one location in the cache table
- N-way set associative (N路组关联): each address can be stored in one of N cache sets
- Tradeoffs: lookup speed and cache hit rate

![](_page_8_Figure_6.jpeg)

![](_page_8_Figure_7.jpeg)

![](_page_9_Picture_0.jpeg)

#### **Recap: Fully Associative**

- Compare the cache tag on each cache line
- Example: Block Size=32B blocks
  - We need Nx 27-bit comparators

![](_page_9_Figure_5.jpeg)

![](_page_10_Picture_0.jpeg)

#### **Recap: Direct Mapped**

- Example: I KB Direct Mapped Cache with 32B Blocks
  - Index chooses potential block
  - Tag checked to verify block
  - Byte select chooses byte within block

![](_page_10_Figure_6.jpeg)

![](_page_11_Picture_0.jpeg)

#### **Recap: Set Associative**

- N-way Set Associative: N entries per Cache Index
  - N direct mapped caches operates in parallel

![](_page_11_Figure_4.jpeg)

![](_page_12_Picture_0.jpeg)

#### **Recap: Set Associative**

- Example: two-way set associative cache
  - Cache Index selects a "set" from the cache
  - Two tags in the set are compared to input in parallel
  - Data is selected based on the tag result

![](_page_12_Figure_6.jpeg)

#### **Recap: Addressed Virtually or Physically?**

![](_page_13_Picture_1.jpeg)

- The cache is addressed through virtual or physical address?
  - Note there are many levels of cache
- Every address access out of CPU is physical
  - The TLB miss cost is very high
  - Overlapping TLB and  ${\sf I}^{\,{\rm st}}\mbox{-level}$  cache as they are both in CPU

![](_page_13_Figure_7.jpeg)

![](_page_14_Picture_0.jpeg)

### **Recap: Overlapping TLB and Cache**

- Key idea:
  - Offset in virtual address exactly covers the "cache index" and "byte select"
  - Thus can select the cached byte(s) in parallel to perform address translation
  - "Virtually indexed, physically tagged" (VIPT)
- Another option: virtually indexed, virtually tagged (VIVT)
  - Tags in cache are virtual addresses
  - Translation only happens on cache misses
  - What's the problems?
- L1 is mostly VIPT, L2/L3 are mostly PIPT

## Recap: Putting Everything Together: Address Translation

![](_page_15_Figure_1.jpeg)

# Recap: Putting Everything Together: TLB

![](_page_16_Figure_1.jpeg)

# Recap: Putting Everything Together: Cache

![](_page_17_Figure_1.jpeg)

![](_page_18_Picture_0.jpeg)

### **Recap: Page Coloring**

 Page Coloring or Cache Coloring (着色) technique helps reduce the cache miss in an app

![](_page_18_Figure_3.jpeg)

![](_page_18_Figure_4.jpeg)

Consider two <u>consecutive</u> pages used by an application:

- Their virtual set number must be different
- But their physical set number could be the same after translation (when the OS maps them to the physical pages whose page numbers have the same last 2 bits). In such a case, two addresses with the same offset within these two pages will in contention for the cache set.

Solutions

- Coloring the physical pages with the cache sets
- Maps the application pages to as many colors as possible (so less contention)

![](_page_19_Picture_0.jpeg)

![](_page_19_Picture_1.jpeg)

• Memory as cache for secondary disk

![](_page_19_Figure_3.jpeg)

![](_page_20_Picture_0.jpeg)

## Demand Paging (需求分页)

- Modern programs require a lot of physical memory, but they don't use all their memory all of the time
  - 90-10 rule: programs spend 90% of their time in 10% of their code
  - Wasteful to require all of user's code to be in memory

![](_page_21_Picture_0.jpeg)

## Demand Paging (需求分页)

- Modern programs require a lot of physical memory, but they don't use all their memory all of the time
  - 90-10 rule: programs spend 90% of their time in 10% of their code
  - Wasteful to require all of user's code to be in memory
- Solution: use main memory as cache for disk
  - "lazy" memory allocation

![](_page_22_Picture_0.jpeg)

## **Demand Paging (**需求分页)

- Modern programs require a lot of physical memory, but they don't use all their memory all of the time
  - 90-10 rule: programs spend 90% of their time in 10% of their code
  - Wasteful to require all of user's code to be in memory
- Solution: use main memory as cache for disk
  - "lazy" memory allocation
- An illusion of infinite memory
  - In-use virtual memory can be bigger than physical memory
  - Combined memory of running processes much larger than physical memory More programs fit into memory, allowing more concurrency
  - Principle: page table for transparent management

![](_page_23_Picture_0.jpeg)

## **Demand Paging as Cache**

- What is block size?
  - I page
- What is organization of this cache (i.e. direct-mapped, set-associative, fully-associative)?
  - Fully associative: arbitrary virtual  $\rightarrow$  physical mapping
- How do we find a page in the cache when look for it?
  - First check TLB, then page-table traversal
- What is page replacement policy? (i.e. LRU, Random...)
  - This requires more explanation... (kinda LRU)
- What happens on a miss?
  - Go to lower level to fill miss (i.e. disk)
- What happens on a write? (write-through, write back)
  - Write-back need dirty bit!

![](_page_24_Picture_0.jpeg)

#### **Memory-mapped Files**

- Memory-mapped Files (内存映射文件) is a segment of virtual memory that has been assigned a direct byte-for-byte correlation with some portion of a file or file-like resource
  - A special case of demand paging
  - A replacement for syscall read()/write()

```
#include <sys/mman.h>
```

mmap(): creates a new mapping in the virtual address space of the calling process. The virtual address starts at <u>addr</u> with length <u>length</u>. The contents of a file mapping are initialized using length bytes starting at <u>offset</u> offset in the file (or other object) referred to by the file descriptor <u>fd</u>.

- If addr is NULL, the OS picks a location
- Return value: the address of new mapping

#### **Memory-mapped Files**

![](_page_25_Figure_1.jpeg)

![](_page_25_Figure_2.jpeg)

int main() { int fd; char \*mapped data; struct stat file stat; // Open the file for reading and writing fd = open("example.txt", O RDWR); // Get file size if (fstat(fd, &file\_stat) < 0) {</pre> return -1; } // Map the file into memory mapped data = mmap(NULL, file stat.st size, PROT READ PROT\_WRITE, MAP\_SHARED, fd, 0); // Modify the file in memory strncpy(mapped data, "Modified", 8); // Sync changes to disk if (msync(mapped\_data, file\_stat.st\_size, MS\_SYNC) == -1) { return -1; } // Unmap the file and close fd if (munmap(mapped\_data, file\_stat.st\_size) == -1) { return -1; } close(fd); return 0;

## **Memory-mapped Files**

![](_page_26_Picture_1.jpeg)

#### • PROS

- Transparency the program can use pointers to access those data
- Zero copy I/O the OS just changes the page table entries without copying the data into memory; read()/write() needs to copy the data twice (disk-kernel-user)
- Pipelining the program can start executing as soon as the page table has been set
- Interprocess communication sharing becomes easy
- Large files which pages shall be in memory? OS handles it for you
- CONS
  - Frequent page faults
  - A few more..

![](_page_27_Picture_1.jpeg)

- Use mmap when:
  - Random Access: access data in a non-sequential manner
  - Large Files: for very large files that may not fit into memory
  - Multiple Processes: data sharing across processes
  - Memory-Mapped I/O and automatic caching
- Instead, use read/write when:
  - Small files
  - Streaming data access
  - Portability: not every OS has mmap!

### **Implementation of Memory-mapped Files**

![](_page_28_Picture_1.jpeg)

- Set up mapping
  - Initialize the page table entries and setting them to invalid

31	11	9	8	7 (	6 !	5 4	4	<b>3</b>	2	
Page Frame Base Address (12-31)	Avail (9-11)	G	P A T	D	A	P C D	P W Y	U / S	R / W	Ρ
Available for system programmer's use ———										
Global page										
Page Table Attribute Index										
Dirty (PTE only): page has been modified recently										
Accessed: page has been accessed recently										
Cache disabled —										
Write-through										
User/Supervisor										
Read/Write										
Present: valid or not										

## Implementation of Memory-mapped Files

![](_page_29_Picture_1.jpeg)

- When program accesses an invalid address
  - I. [MMU] TLB miss; full page table lookup
  - 2. [MMU + OS] Trapping into page fault handler
  - 3. [OS] Convert virtual address to file offset
  - 4. [OS] Allocate a new page frame in memory
  - 5. [OS] Read data from disk to the memory (blocked)
  - 6. [CPU] Disk interrupt when read completes
  - 7. [OS] Updating page table by marking the entry as valid
  - 8. [OS] Resume process
  - 9. [MMU] TLB miss; full page table lookup

IO. [MMU] TLB update

#### **Implementation of Memory-mapped Files**

![](_page_30_Figure_1.jpeg)

![](_page_31_Picture_0.jpeg)

#### **Detailed Page Fault Process**

#### Before Page Fault (done by hardware)

![](_page_31_Figure_3.jpeg)

![](_page_32_Picture_0.jpeg)

#### **Detailed Page Fault Process**

#### Handling Page Fault (done by hardware)

![](_page_32_Figure_3.jpeg)

![](_page_33_Picture_1.jpeg)

- How does OS know which pages have been modified?
  - Assuming every page has been modified is correct but inefficient
- The hardware tracks it with a dirty bit in page table entry
  - Initialized to 0
  - Set to I whenever there is a store instruction for the page
- The TLB also has a dirty bit
- Unix has a background thread to clean pages when it's too full

![](_page_34_Picture_0.jpeg)

## **Allocating New Page Frame**

- If there is an empty page, use it
- If there is no empty page
  - Select a page to evict
    - Need a lightweight policy
  - Find page table entries that point to the evicted page
    - $\Box$  Core map an array that maps physical page frames back to the table entries
  - Set page table entry to invalid
    - $\Box$  TLB shootdown is needed. Why?
  - Copy back any changes to the evicted page
    - Uvrite back
    - $\Box$  The same for application exit
    - Dirty bit

![](_page_35_Picture_1.jpeg)

- Why do we care about Replacement Policy?
  - The cost of being wrong is high: must go to disk
  - Must keep important pages in memory, not toss them out
- FIFO (First In, First Out)
  - Throw out oldest page. Let every page live in memory for same amount of time.
  - Bad throws out heavily used pages instead of infrequently used
- MIN (Minimum):
  - Replace page that won't be used for the longest time
  - Great, but can't really know future...
  - Makes good comparison case, however
- RANDOM:
  - Pick random page for every replacement
  - Typical solution for TLB's. Simple hardware
  - Pretty unpredictable makes it hard to make real-time guarantees

![](_page_36_Picture_1.jpeg)

- LRU (Least Recently Used):
  - Replace page that hasn't been used for the longest time
  - Programs have locality, so if something not used for a while, unlikely to be used in the near future.
- How to implement LRU? Use a list!

![](_page_36_Figure_6.jpeg)

- On each use, remove page from list and place at head
- LRU page is at tail
- Problems with this scheme for paging?
  - Need to know immediately when each page is used, so we can change its position in list
  - Many instructions for each hardware access
- In practice, people approximate LRU

![](_page_37_Picture_0.jpeg)

• Why we can implement LRU for TLB entry replacement, but not demand paging replacement?

![](_page_38_Picture_0.jpeg)

- Why we can implement LRU for TLB entry replacement, but not demand paging replacement?
  - TLB is purely handled in hardware (MMU)
  - TLB has fewer entries (typically 16-512)

![](_page_39_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_39_Figure_9.jpeg)

![](_page_39_Figure_10.jpeg)

![](_page_40_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_40_Figure_9.jpeg)

![](_page_40_Figure_10.jpeg)

![](_page_41_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_41_Figure_9.jpeg)

![](_page_41_Figure_10.jpeg)

![](_page_42_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_42_Figure_9.jpeg)

![](_page_42_Figure_10.jpeg)

![](_page_43_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_43_Figure_9.jpeg)

![](_page_43_Figure_10.jpeg)

![](_page_44_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_44_Figure_9.jpeg)

![](_page_44_Figure_10.jpeg)

![](_page_45_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_45_Figure_9.jpeg)

![](_page_45_Figure_10.jpeg)

Page reference stream: | 3 | 20

![](_page_46_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_46_Figure_9.jpeg)

![](_page_46_Figure_10.jpeg)

Page reference stream: | 3 | 20

![](_page_47_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_47_Figure_9.jpeg)

![](_page_47_Figure_10.jpeg)

Page reference stream: | 3 | 20

![](_page_48_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_48_Figure_9.jpeg)

![](_page_48_Figure_10.jpeg)

Page reference stream: | 3 | 20 | 0

![](_page_49_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_49_Figure_9.jpeg)

![](_page_49_Figure_10.jpeg)

Page reference stream: | 3 | 20 | 0

![](_page_50_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_50_Figure_9.jpeg)

![](_page_50_Figure_10.jpeg)

![](_page_51_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_51_Figure_9.jpeg)

![](_page_51_Figure_10.jpeg)

![](_page_52_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_52_Figure_9.jpeg)

![](_page_52_Figure_10.jpeg)

![](_page_53_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_53_Figure_9.jpeg)

![](_page_53_Figure_10.jpeg)

![](_page_54_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_54_Figure_9.jpeg)

![](_page_54_Figure_10.jpeg)

![](_page_55_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_55_Figure_9.jpeg)

![](_page_55_Figure_10.jpeg)

![](_page_56_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

![](_page_56_Figure_9.jpeg)

![](_page_56_Figure_10.jpeg)

![](_page_57_Picture_0.jpeg)

- Clocking algorithm: approximating LRU
- Implementation with the <u>use</u> bit
  - Initialized to 0 in page table
  - Set to I whenever there is a page access
- When we need to evict a page, we look at the page under the hand:
  - If its use bit = I, clear it and move the hand, repeat;
  - If its use bit = 0, evict it

What if hand moving slowly? Good sign or bad sign? What if hand moving quickly? Good sign or bad sign?

![](_page_57_Figure_10.jpeg)

![](_page_57_Figure_11.jpeg)

## N<sup>th</sup> Chance Version of Clock Algorithm

![](_page_58_Picture_1.jpeg)

- N<sup>th</sup> chance algorithm: Give page N chances
  - OS keeps counter per page: # sweeps
  - On page fault, OS checks use bit:
    - $\Box$   $I \rightarrow$  clear use and also clear counter (used in last sweep)
    - $\Box$  0  $\rightarrow$  increment counter; if count=N, replace page
  - Means that clock hand has to sweep by N times without page being used before page is replaced
- How do we pick N?
  - Why pick large N? Better approximation to LRU
    - $\square$  If N ~ IK, really good approximation
  - Why pick small N? More efficient
    - Otherwise might have to look a long way to find free page
- What about dirty pages?
  - Takes extra overhead to replace a dirty page, so give dirty pages an extra chance before replacing?
  - Common approach:
    - Clean pages, use N=1
    - $\Box$  Dirty pages, use N=2 (and write back to disk when N=1)

![](_page_59_Picture_0.jpeg)

- Which bits of a PTE entry are useful to us?
  - Use: set when page is referenced; cleared by clock algorithm
  - Modified: set when page is modified, cleared when page written to disk
  - Valid: ok for program to reference this page
  - Read-only: ok for program to read page, but not modify
    For example for catching modifications to code pages!
- Do we really need hardware-supported "modified" bit?
  - No. Can emulate it (BSD Unix) using read-only bit
    - □ Initially, mark all pages as read-only, even data pages
    - □ On write, trap to OS. OS sets software ''modified'' bit, and marks page as read-write.
    - UWhenever page comes back in from disk, mark read-only

- How do we allocate memory among different processes?
  - Does every process get the same fraction of memory? Different fractions?
  - Should we completely swap some processes out of memory?
- Each process needs *minimum* number of pages
  - Want to make sure that all processes that are loaded into memory can make forward progress
  - Example: IBM 370 6 pages to handle SS MOVE instruction:
    - □ instruction is 6 bytes, might span 2 pages
    - □ 2 pages to handle *from*
    - □ 2 pages to handle to
- Possible Replacement Scopes:
  - Global replacement process selects replacement frame from set of all frames; one process can take a frame from another
  - Local replacement each process selects from only its own set of allocated frames

![](_page_61_Picture_0.jpeg)

- Self-paging (自分页): ach process is responsible for managing its own page faults and memory allocation, rather than relying on a global operating system-wide policy.
- Global page management
  - each process/user is assigned its fair share of page frames using max-min scheduling algorithm
  - when memory is full, the page eviction happens to the process with the most allocated memory.

lacksquare Avoid malicious attackers that wants as much as resources

![](_page_62_Picture_1.jpeg)

- To support demand paging, what do CPU/OS contribute?
  - CPU: memory management (MMU), a few bits in page table entry, etc
  - OS: page table manipulation, eviction strategy, page fault handler, etc

![](_page_63_Picture_0.jpeg)

#### **Advanced: Android Memory Management**

- How does Android (or other mobile OSes) handle memory inefficiency, e.g., too many apps opened?
  - Strategy #1: swapping (demand paging)
  - (primary) Strategy #2: low memory killer (LMK)
    - $\Box$  vs. out-of-memory (OOM) killer in Linux
  - Android prefers the 2<sup>nd</sup> one, because:
    - $\hfill\square$  Flash memory has limited write endurance.
    - Disk I/O is generally slower and consumes more power compared to RAM access.
    - Responsive time is more important on mobile apps